INN100W027A

1. General description

GaN-on-Silicon enhancement mode high-electron-mobility-transistor (HEMT) in Solder Bar WLCSP with 4.45 mm x 2.30 mm package size.



2. Features

- GaN-on-Silicon E-mode HEMT technology
- Very low gate charge
- Ultra-low on resistance
- Very small package size
- Zero reverse recovery charge

3. Applications

- Synchronous rectification
- Class-D audio
- High frequency DC-DC converter
- Communication base station
- Motor driver



Bottom View

4. Key performance parameters

Table 1 Key performance parameters at T_J = 25 °C

Parameter	Value	Unit
$V_{DS,max}$	100	V
$R_{DS(on),max}$ @ V_{GS} = 5 V	2.7	mΩ
$Q_{G,typ}$ @ V_{DS} = 50V	13	nC
$I_{DS,Continue}$	64	A
Q_{OSS}@ V_{DS} = 50V	77	nC

5. Pin information

Table 2 Pin information

PIN	Pin Description	Pin Function
2,4,6,8,10,12,13,15,17,19,21	Source	Power Source
3,5,7,9,11,14,16,18,20,22	Drain	Power Drain
1	Gate	Driver Gate

Table 3 Ordering information

Type/Ordering Code	Package	Product Code
INN100W027A	WLCSP 4.45x2.30	J18

Table of contents

1. General description 1

2. Features 1

3. Applications 1

4. Key performance parameters 1

5. Pin information 1

6. Maximum ratings 3

7. Thermal characteristics 4

8. Electric characteristics 5

9. Electric characteristics diagrams 7

10. Package outlines 12

11. Reel information 13

12. Land Pattern 14

13. Revision history 15

6. Maximum ratings

at T_J = 25 °C unless otherwise specified.

Continuous application of maximum ratings can deteriorate transistor lifetime. For further information, contact Innoscience sales office.

Table 4 Maximum ratings

SYMBOL	PARAMETER	MAX	UNIT
V_{DS}	Drain-to-Source Voltage (Continuous)	100	V
I_D	Continuous current	64	A
	Pulsed (25˚C, T_{PULSE} = 300 μs)	320	A
V_{GS}	Gate-to-Source Voltage	6	V
	Gate-to-Source Voltage	-4	V
T_J	Operating Temperature	-40 to 150	˚C
T_{STG}	Storage Temperature	-40 to 150	˚C

7. Thermal characteristics

Table 5 Thermal characteristics

SYMBOL	PARAMETER	TYP	UNIT
$R_{θJC}$	Thermal Resistance, Junction to Case	0.22	˚C/W
$R_{θJB}$	Thermal Resistance, Junction to Board	1.37	˚C/W
$R_{θJA}$	Thermal Resistance, Junction to Ambient [1]	52.43	˚C/W

Note 1: $R_{θJA}$ is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board.

8. Electric characteristics

at T_J = 25 °C unless otherwise specified.

Table 6 Static characteristics

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT	TEST CONDITIONS
BV_{DSS}	Drain-to-Source Voltage	100	-	-	V	V_{GS} = 0 V, I_D = 600 μA
I_{DSS}	Drain Source Leakage	-	6.5	43	μA	V_{GS} = 0 V, V_{DS} =80 V
I_{GSS}	Gate-to-Source Forward Leakage(25°C)	-	2	39	μA	V_{GS} = 5 V
	Gate-to-Source Forward Leakage(125°C)		140	2800	μA	V_{GS} = 5 V
	Gate-to-Source Reverse Leakage	-	0.2	0.9	μA	V_{GS} = -4 V
$V_{GS(TH)}$	Gate Threshold Voltage	0.8	1.1	2.5	V	V_{DS} = V_{GS}, I_D = 12.2 mA
$R_{DS(on)}$	Drain-Source On-state Resistance	-	2.1	2.7	mΩ	V_{GS} = 5 V, I_D = 30 A
V_{SD}	Source-Drain Forward Voltage	-	1.4	-	V	I_S = 0.5 A, V_{GS} = 0 V

Table 7 Dynamic characteristics

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT	TEST CONDITIONS
C_{ISS}	Input Capacitance	-	1400	-	pF	V_{GS} = 0 V, V_{DS} = 50 V
C_{OSS}	Output Capacitance	-	650	-	pF	V_{GS} = 0 V, V_{DS} = 50 V
C_{RSS}	Reverse Transfer Capacitance	-	11	-	pF	V_{GS} = 0 V, V_{DS} = 50 V
$C_{OSS(ER)}$	Energy Related C_{OSS}	-	1000	-	pF	V_{GS} = 0 V, V_{DS} = 0 V to 50 V
$C_{OSS(TR)}$	Time Related C_{OSS}	-	1460	-	pF	V_{GS} = 0 V, V_{DS} = 0 V to 50 V
R_G	Gate resistance	-	1.6	-	Ω	
Q_G	Total Gate Charge	-	13	-	nC	V_{GS} = 5 V, V_{DS} = 0 V to 50 V, I_D= 30 A
Q_{GS}	Gate to Source Charge	-	2.8	-	nC	V_{GS} = 5 V, V_{DS} = 0 V to 50 V, I_D = 30 A
Q_{GD}	Gate to Drain Charge	-	2.5	-	nC	V_{GS} = 5 V, V_{DS} = 0 V to 50 V, I_D = 30 A
$Q_{G(TH)}$	Gate Charge at Threshold	-	1.7	-	nC	V_{GS} = 5 V, V_{DS} = 0 V to 50 V, I_D = 30 A
Q_{OSS}	Output Charge	-	77	-	nC	V_{GS} = 0 V, V_{DS} = 0 V to 50 V

9. Electric characteristics diagrams

at T_J = 25 °C unless otherwise specified.

Fig. 1 Typical Output Characteristics (T_J =25°C) | Fig. 2 Typical Output Characteristics (T_J =125°C)



Fig. 3 Typical Drain On-state Resistance (T_J =25°C) | Fig. 4 Typical Drain On-state Resistance (T_J =125°C)



Fig. 5 Normalized On-State Resistance vs. Temp.	Fig. 6 Typical Transfer Characteristics
	

Fig. 7 Typ. Reverse Drain-Source Characteristics (V_{GS}≤0,T_J =25°C)	Fig. 8 Typ. Reverse Drain-Source Characteristics (V_{GS}≥0,T_J =25°C)
	

Fig. 9 Typ. Reverse Drain-Source Characteristics (V_{GS} ≤ 0, T_J = 125°C)	Fig. 10 Typ. Reverse Drain-Source Characteristics (V_{GS} ≥ 0, T_J = 125°C)
	

Fig. 11 Typ. Capacitances Characteristics	Fig. 12 Typ. Gate Charge
	

Fig. 13 Normalized Threshold Voltage vs. Temp.	Fig. 14 Output Charge
	

Fig. 15 Output Capacitance Stored Energy	Fig. 16 Power Dissipation
	

Fig. 17 Safe Operating Area	Fig. 18 Max. Transient Thermal Impedance
	

10. Package outlines

Package Reference





SYMBOL	MILLIMETER			NOTE
	MIN	NOM	MAX	
A	4.425	4.45	4.475	
B	2.275	2.30	2.325	
C	1.33 BASIC			11X
D	0.7	0.72	0.74	22X
E	0.225 REF			4X
F	0.18	0.20	0.22	22X
G	0.40 BASIC			20X
H	0.374	0.409	0.444	
J	0.8	0.10	0.12	



NOTE:
1)ALL DIMENSION ARE IN MILLIMETERS.
2)BOTTOM VIEW IS SOLDER BAR VIEW.
3)COMPLIES WITH JEDEC MO-211.
4)DRAWING IS NOT TO SCALE.
5)A,B IS PACKAGE SIZE
6)BAR COPLANARITY SHALL BE 0.05 MILLMETERS MAX

Marking Reference:



Row	Description	Example
Row1	Company name	INN
Row2	Product code	XXX
Row3	Lot Code	XXX
Row4		XXX
Row5	Date code	YYWW
Row6	Wafer ID	XX
Row7	Location ID	XXXYYY

11. Reel information



Item	Value & Tolerance
A0	2.49 ± 0.05
B0	4.64 ± 0.05
K0	0.58 ± 0.05
10P0	40.0 ± 0.20
D0	1.50 + 0.10 / - 0.00
D1	1.00 ± 0.10
P0	4.00 ± 0.10
P1	8.00 ± 0.10
P2	2.00 ± 0.05
E	1.75 ± 0.10
F	5.50 ± 0.05
T	0.25 ± 0.03
W	12.00 + 0.30 / - 0.10
M	Max 5°



名称	⌀A	⌀N	⌀B	C	$W1^{+2}_{-0}$	$W3^{+3}_{-0}$
7X12	179^{+2}_{-2}	59.8^{+2}_{-2}	$13.2^{+0.3}_{0}$	$2.2^{+0.3}_{0}$	13.3	13.3

Note: units in mm.

12. Land Pattern

Recommended Land Pattern



SYMBOL	NOM
A	4.45
B	2.30
C	1.33
D	0.70
E	0.225
F	0.18
G	0.40

TOP VIEW

NOTE:

1)LAND PATTERN IS SOLDER MASK DEFINED.

2)IT IS RECOMENDED TO HAVE ON-CU TRACE PCB VIAS.

13. Revision history

Major changes since the last revision

Revision	Date	Description of changes
1.0	2023-03-21	Version 1.0 release

Important Notice

The information provided in this document is intended as a guide only and shall not in any event be regarded as a guarantee of conditions, characteristics or performance. Innoscience does not assume any liability arising out of the application or use of any product described herein, including but not limited to any personal injury, death, or property or environmental damage. No licenses, patent rights, or any other intellectual property rights is granted or conveyed. Innoscience reserves the right to modify without notice. All rights reserved.